Part B: Logic Synthesis with Yosys

Metric	**Value**
Total number of cells	**63**
Number of flip-flops	**16**
Total cell area (μm^2)	**740.71**
Flip-flop area (μm^2)	**400.384** (16 × 25.024)
Flip-flop area (% of total)	**54.05 %** (400.384 ÷ 740.71)
3 most-used cell types	dfrtp_1 × 16, nand2_1 × 8, a21oi_1 × 6, xnor2_1 × 4
Netlist simulation result	PASS: 256 vectors checked, 0 errors

